[llvm] [AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (PR #112403)

Shilei Tian via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 8 10:04:02 PST 2024

Previous message: [llvm] [RISCV] Add a feature to indicate the whole register move won't trap on vill (PR #114942)
Next message: [llvm] [AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (PR #112403)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

shiltian wrote:

### Merge activity

* **Nov 8, 1:03 PM EST**: A user started a stack merge that includes this pull request via [Graphite](https://app.graphite.dev/github/pr/llvm/llvm-project/112403).


https://github.com/llvm/llvm-project/pull/112403

Previous message: [llvm] [RISCV] Add a feature to indicate the whole register move won't trap on vill (PR #114942)
Next message: [llvm] [AMDGPU] Still set up the two SGPRs for queue ptr even it is COV5 (PR #112403)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list