[llvm] [AMDGPU][MIR] Serialize NumPhysicalVGPRSpillLanes (PR #115291)

LLVM Continuous Integration via llvm-commits llvm-commits at lists.llvm.org
Thu Nov 7 07:08:52 PST 2024


llvm-ci wrote:

LLVM Buildbot has detected a new failure on builder `ppc64le-lld-multistage-test` running on `ppc64le-lld-multistage-test` while building `llvm` at step 7 "test-build-stage1-unified-tree-check-all".

Full details are available at: https://lab.llvm.org/buildbot/#/builders/168/builds/5254

<details>
<summary>Here is the relevant piece of the build log for the reference</summary>

```
Step 7 (test-build-stage1-unified-tree-check-all) failure: test (failure)
******************** TEST 'LLVM :: tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir' FAILED ********************
Exit Code: 1

Command Output (stderr):
--
RUN: at line 2: llvm-reduce -abort-on-invalid-reduction -simplify-mir -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 --test /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/bin/FileCheck --test-arg --check-prefix=CHECK-INTERESTINGNESS --test-arg /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir --test-arg --input-file /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir -o /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/test/tools/llvm-reduce/mir/Output/preserve-machine-function-info-amdgpu.mir.tmp 2> /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/test/tools/llvm-reduce/mir/Output/preserve-machine-function-info-amdgpu.mir.tmp.log
+ llvm-reduce -abort-on-invalid-reduction -simplify-mir -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 --test /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/bin/FileCheck --test-arg --check-prefix=CHECK-INTERESTINGNESS --test-arg /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir --test-arg --input-file /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir -o /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/test/tools/llvm-reduce/mir/Output/preserve-machine-function-info-amdgpu.mir.tmp
RUN: at line 3: /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/bin/FileCheck --check-prefix=RESULT /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir < /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/test/tools/llvm-reduce/mir/Output/preserve-machine-function-info-amdgpu.mir.tmp
+ /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage1/bin/FileCheck --check-prefix=RESULT /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir
/home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir:55:16: error: RESULT-NEXT: is not on the line after the previous match
# RESULT-NEXT: wwmReservedRegs:
               ^
<stdin>:64:2: note: 'next' match was here
 wwmReservedRegs:
 ^
<stdin>:62:14: note: previous match ended here
 occupancy: 8
             ^
<stdin>:63:1: note: non-matching line after previous match is here
 numPhysicalVGPRSpillLanes: 0
^

Input file: <stdin>
Check file: /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/tools/llvm-reduce/mir/preserve-machine-function-info-amdgpu.mir

-dump-input=help explains the following input dump.

Input was:
<<<<<<
         .
         .
         .
        59:  fp64-fp16-input-denormals: false 
        60:  fp64-fp16-output-denormals: false 
        61:  highBitsOf32BitAddress: 4276993775 
        62:  occupancy: 8 
        63:  numPhysicalVGPRSpillLanes: 0 
        64:  wwmReservedRegs: 
next:55      !~~~~~~~~~~~~~~~  error: match on wrong line
        65:  - '$vgpr2' 
        66:  - '$vgpr3' 
        67:  vgprForAGPRCopy: '$vgpr33' 
        68: body: | 
        69:  bb.0: 
         .
         .
         .
>>>>>>

--
...
Step 13 (test-build-stage2-unified-tree-check-all) failure: test (failure)
******************** TEST 'LLVM :: CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll' FAILED ********************
Exit Code: 1

Command Output (stderr):
--
RUN: at line 1: /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage2/bin/llc -mtriple=amdgcn -verify-machineinstrs -amdgpu-s-branch-bits=5 -stop-after=branch-relaxation  /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll -o - | /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage2/bin/FileCheck /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll
+ /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage2/bin/llc -mtriple=amdgcn -verify-machineinstrs -amdgpu-s-branch-bits=5 -stop-after=branch-relaxation /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll -o -
+ /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/build/stage2/bin/FileCheck /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll
/home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll:41:15: error: CHECK-NEXT: is not on the line after the previous match
; CHECK-NEXT: scavengeFI: '%stack.0'
              ^
<stdin>:569:2: note: 'next' match was here
 scavengeFI: '%stack.0'
 ^
<stdin>:567:14: note: previous match ended here
 occupancy: 5
             ^
<stdin>:568:1: note: non-matching line after previous match is here
 numPhysicalVGPRSpillLanes: 0
^
/home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll:307:15: error: CHECK-NEXT: is not on the line after the previous match
; CHECK-NEXT: scavengeFI: '%stack.0'
              ^
<stdin>:926:2: note: 'next' match was here
 scavengeFI: '%stack.0'
 ^
<stdin>:924:14: note: previous match ended here
 occupancy: 5
             ^
<stdin>:925:1: note: non-matching line after previous match is here
 numPhysicalVGPRSpillLanes: 0
^

Input file: <stdin>
Check file: /home/buildbots/llvm-external-buildbots/workers/ppc64le-lld-multistage-test/ppc64le-lld-multistage-test/llvm-project/llvm/test/CodeGen/MIR/AMDGPU/long-branch-reg-all-sgpr-used.ll

-dump-input=help explains the following input dump.

Input was:
<<<<<<
          .
          .
          .
        564:  fp64-fp16-input-denormals: true 
        565:  fp64-fp16-output-denormals: true 
        566:  highBitsOf32BitAddress: 0 
        567:  occupancy: 5 
        568:  numPhysicalVGPRSpillLanes: 0 
        569:  scavengeFI: '%stack.0' 
next:41       !~~~~~~~~~~~~~~~~~~~~~  error: match on wrong line
...

```

</details>

https://github.com/llvm/llvm-project/pull/115291


More information about the llvm-commits mailing list