[llvm] [RISCV] Add +unaligned-scalar-mem to spacemit-x60 (PR #115125)
via llvm-commits
llvm-commits at lists.llvm.org
Tue Nov 5 22:54:32 PST 2024
llvmbot wrote:
<!--LLVM PR SUMMARY COMMENT-->
@llvm/pr-subscribers-backend-risc-v
Author: Luke Lau (lukel97)
<details>
<summary>Changes</summary>
I can't find any official documentation on this, but from other discussions[^1] and my own testing the spacemit-x60 seems to support unaligned scalar loads and stores.
They seem to be performant, and just from a quick test we get a 2.45% speedup on 500.perlbench_r on the Banana Pi F3[^2].
This would allow it to take advantage of #<!-- -->107548.
[^1]: https://github.com/llvm/llvm-project/issues/110454#issuecomment-2382199460
[^2]: https://lnt.lukelau.me/db_default/v4/nts/32
---
Full diff: https://github.com/llvm/llvm-project/pull/115125.diff
1 Files Affected:
- (modified) llvm/lib/Target/RISCV/RISCVProcessors.td (+2-1)
``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVProcessors.td b/llvm/lib/Target/RISCV/RISCVProcessors.td
index 5277752a38ad9e..e52a856183678a 100644
--- a/llvm/lib/Target/RISCV/RISCVProcessors.td
+++ b/llvm/lib/Target/RISCV/RISCVProcessors.td
@@ -476,7 +476,8 @@ def SPACEMIT_X60 : RISCVProcessorModel<"spacemit-x60",
FeatureStdExtZicond,
FeatureStdExtZvfh,
FeatureStdExtZvkt,
- FeatureStdExtZvl256b]),
+ FeatureStdExtZvl256b,
+ FeatureUnalignedScalarMem]),
[TuneDLenFactor2,
TuneOptimizedNF2SegmentLoadStore,
TuneOptimizedNF3SegmentLoadStore,
``````````
</details>
https://github.com/llvm/llvm-project/pull/115125
More information about the llvm-commits
mailing list