[llvm] [DAG] SimplifyMultipleUseDemandedBits - bypass ADD nodes if either operand is zero (PR #112588)

[Matt Arsenault via llvm-commits]

================
@@ -797,6 +797,16 @@ SDValue TargetLowering::SimplifyMultipleUseDemandedBits(
       return Op.getOperand(1);
     break;
   }
+  case ISD::ADD: {
----------------
arsenm wrote:

Should this also cover or and sub? 

https://github.com/llvm/llvm-project/pull/112588