[llvm] [DAG] SimplifyDemandedBits - ignore SRL node if we're just demanding known sign bits (PR #114805)
via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 4 08:34:40 PST 2024
https://github.com/goldsteinn approved this pull request.
LGTM
https://github.com/llvm/llvm-project/pull/114805
More information about the llvm-commits
mailing list