[llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)

Pengcheng Wang via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 30 21:59:39 PDT 2024

Previous message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Next message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/wangpc-pp approved this pull request.

LGTM.

https://github.com/llvm/llvm-project/pull/114317

Previous message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Next message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list