[llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)

Min-Yih Hsu via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 31 10:21:22 PDT 2024

Previous message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Next message: [lld] [lld][WebAssembly] Implement --thinlto-index-only and --lto-obj-path. (PR #114327)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/mshockwave closed https://github.com/llvm/llvm-project/pull/114317

Previous message: [llvm] [RISCV] Assign separate PseudoVSHA2MS_VV opcodes for each SEW (PR #114317)
Next message: [lld] [lld][WebAssembly] Implement --thinlto-index-only and --lto-obj-path. (PR #114327)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list