[llvm] [SelectionDAG] Use ZERO_EXTEND_VECTOR_INREG for vectors (PR #92048)

Rose Silicon via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 10 06:15:27 PDT 2024

Previous message: [llvm] Prefer isSafeToSpeculativelyExecute to div/rem (PR #91157)
Next message: [llvm] [InstCombine] Reduce multiplicands of even numbers when a shift is involved (PR #92475)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/RSilicon closed https://github.com/llvm/llvm-project/pull/92048

Previous message: [llvm] Prefer isSafeToSpeculativelyExecute to div/rem (PR #91157)
Next message: [llvm] [InstCombine] Reduce multiplicands of even numbers when a shift is involved (PR #92475)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list