[llvm] [RISCV] Handle undef passthrus in foldVMV_V_V (PR #106943)

[via llvm-commits]

github-actions[bot] wrote:

<!--LLVM CODE FORMAT COMMENT: {clang-format}-->


:warning: C/C++ code formatter, clang-format found issues in your code. :warning:

<details>
<summary>
You can test this locally with the following command:
</summary>

``````````bash
git-clang-format --diff 358165ded3c45115ce587d56ef792a9e7c0214ea 11f6caedaf9570a78503d4cea340c1e12990855b --extensions cpp -- llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
``````````

</details>

<details>
<summary>
View the diff from clang-format here.
</summary>

``````````diff
diff --git a/llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp b/llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
index c885b6bc2e..9576998ee2 100644
--- a/llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
+++ b/llvm/lib/Target/RISCV/RISCVVectorPeephole.cpp
@@ -507,13 +507,14 @@ bool RISCVVectorPeephole::foldVMV_V_V(MachineInstr &MI) {
     // Src needs to have the same passthru as VMV_V_V
     MachineOperand &SrcPassthru = Src->getOperand(1);
     if (SrcPassthru.getReg() != RISCV::NoRegister &&
-	SrcPassthru.getReg() != Passthru.getReg())
+        SrcPassthru.getReg() != Passthru.getReg())
       return false;
 
     // Src VL will have already been reduced if legal (see tryToReduceVL),
     // so we don't need to handle a smaller source VL here.  However, the
     // user's VL may be larger
-    MachineOperand &SrcVL = Src->getOperand(RISCVII::getVLOpNum(Src->getDesc()));
+    MachineOperand &SrcVL =
+        Src->getOperand(RISCVII::getVLOpNum(Src->getDesc()));
     if (!isVLKnownLE(SrcVL, MI.getOperand(3)))
       return false;
 
@@ -525,9 +526,10 @@ bool RISCVVectorPeephole::foldVMV_V_V(MachineInstr &MI) {
       SrcPassthru.setReg(Passthru.getReg());
       // If Src is masked then its passthru needs to be in VRNoV0.
       if (Passthru.getReg() != RISCV::NoRegister)
-	MRI->constrainRegClass(Passthru.getReg(),
-                               TII->getRegClass(Src->getDesc(), 1, TRI,
-						*Src->getParent()->getParent()));
+        MRI->constrainRegClass(
+            Passthru.getReg(),
+            TII->getRegClass(Src->getDesc(), 1, TRI,
+                             *Src->getParent()->getParent()));
     }
   }
 

``````````

</details>


https://github.com/llvm/llvm-project/pull/106943