[llvm] [RISCV] Use zext.[b/w/h] instead of th.extu for bitfield extraction (PR #101605)

via llvm-commits llvm-commits at lists.llvm.org
Sun Aug 4 19:00:29 PDT 2024

Previous message: [llvm] [RISCV] Use zext.[b/w/h] instead of th.extu for bitfield extraction (PR #101605)
Next message: [llvm] [AMDGPU] Auto-generate lit pattern for test CodeGen/AMDGPU/merge-sbuffer-load.mir. (PR #101617)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/joshua-arch1 reopened https://github.com/llvm/llvm-project/pull/101605

Previous message: [llvm] [RISCV] Use zext.[b/w/h] instead of th.extu for bitfield extraction (PR #101605)
Next message: [llvm] [AMDGPU] Auto-generate lit pattern for test CodeGen/AMDGPU/merge-sbuffer-load.mir. (PR #101617)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list