[llvm] [RISCV] vsetvl pseudo may cross inline asm without sideeffect (PR #97794)

[Pengcheng Wang via llvm-commits]

wangpc-pp wrote:

Maybe we can add a new inline asm constraint that will add implicit vl/vtype operands?

https://github.com/llvm/llvm-project/pull/97794