[llvm] [RISCV] Move RISCVInsertVSETVLI to after phi elimination (PR #91440)

Philip Reames via llvm-commits llvm-commits at lists.llvm.org
Thu May 9 11:47:08 PDT 2024


================
@@ -1155,8 +1155,8 @@ define void @mulhu_v8i16(ptr %x) {
 ; CHECK-NEXT:    vle16.v v8, (a0)
 ; CHECK-NEXT:    vmv.v.i v9, 0
 ; CHECK-NEXT:    lui a1, 1048568
-; CHECK-NEXT:    vsetvli zero, zero, e16, m1, tu, ma
 ; CHECK-NEXT:    vmv.v.i v10, 0
----------------
preames wrote:

This test change might be worth a second look.  Can't tell in isolation if this is correct or not, but the core point is that I don't understand why this one is happening.

https://github.com/llvm/llvm-project/pull/91440


More information about the llvm-commits mailing list