[llvm] [RISCV][ISel] Eliminate `andi rd, rs1, -1` instructions (PR #89976)

[Craig Topper via llvm-commits]

================
@@ -693,7 +691,6 @@ define i64 @zext_mul38654705664(i32 signext %a) {
 ;
 ; RV64ZBA-LABEL: zext_mul38654705664:
 ; RV64ZBA:       # %bb.0:
----------------
topperc wrote:

I guess the FIXME above this function can be removed now?

https://github.com/llvm/llvm-project/pull/89976