[llvm] [RISCV][ISEL] Lowering to load-acquire/store-release for RISCV Zalasr (PR #82914)
Wang Pengcheng via llvm-commits
llvm-commits at lists.llvm.org
Sun Feb 25 21:10:41 PST 2024
================
@@ -5,13 +5,20 @@
; RUN: | FileCheck -check-prefixes=RV32IA,RV32IA-WMO %s
; RUN: llc -mtriple=riscv32 -mattr=+a,+experimental-ztso -verify-machineinstrs < %s \
; RUN: | FileCheck -check-prefixes=RV32IA,RV32IA-TSO %s
+; RUN: llc -mtriple=riscv32 -mattr=+a,+experimental-zalasr -verify-machineinstrs < %s \
+; RUN: | FileCheck -check-prefixes=RV32IA,RV32IA-ZALASR,RV32IA-ZALASR-WMO %s
+; RUN: llc -mtriple=riscv32 -mattr=+a,+experimental-zalasr,+experimental-ztso -verify-machineinstrs < %s \
+; RUN: | FileCheck -check-prefixes=RV32IA,RV32IA-ZALASR,RV32IA-ZALASR-TSO %s
----------------
wangpc-pp wrote:
There is no difference between `RV32IA-ZALASR-TSO` and `RV32IA-TSO` (`RV64IA-ZALASR-TSO` and `RV64IA-TSO` also) currently, can we merge these CHECKs?
https://github.com/llvm/llvm-project/pull/82914
More information about the llvm-commits
mailing list