[llvm] [RISCV] Add scheduling info for Zcmp (PR #82719)
Visoiu Mistrih Francis via llvm-commits
llvm-commits at lists.llvm.org
Thu Feb 22 18:14:02 PST 2024
================
@@ -183,27 +183,44 @@ def C_SH : CStoreH_rri<0b100011, 0b0, "c.sh">,
let DecoderNamespace = "RVZcmp", Predicates = [HasStdExtZcmp],
Defs = [X10, X11], hasSideEffects = 0, mayLoad = 0, mayStore = 0 in {
def CM_MVA01S : RVInst16CA<0b101011, 0b11, 0b10, (outs),
- (ins SR07:$rs1, SR07:$rs2), "cm.mva01s", "$rs1, $rs2">;
+ (ins SR07:$rs1, SR07:$rs2), "cm.mva01s", "$rs1, $rs2">,
+ Sched<[ReadIALU, ReadIALU, WriteIALU, WriteIALU]>;
----------------
francisvm wrote:
I see, I was going with the order in the MIR printing. I agree on putting all the Writes together then all the Reads.
https://github.com/llvm/llvm-project/pull/82719
More information about the llvm-commits
mailing list