[llvm] [RISCV] Select pattern (shl (sext_vl/zext_vl), 1) to VWADD/VWADDU. (PR #82225)

Yeting Kuo via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 19 17:23:37 PST 2024

Previous message: [llvm] [RISCV] Select pattern (shl (sext_vl/zext_vl), 1) to VWADD/VWADDU. (PR #82225)
Next message: [llvm] [AMDGPU] Add AMDGPU specific variadic operation MCExprs (PR #82022)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/yetingk closed https://github.com/llvm/llvm-project/pull/82225

Previous message: [llvm] [RISCV] Select pattern (shl (sext_vl/zext_vl), 1) to VWADD/VWADDU. (PR #82225)
Next message: [llvm] [AMDGPU] Add AMDGPU specific variadic operation MCExprs (PR #82022)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list