[llvm] [TTI][RISCV]Improve costs for fixed vector whole reg extract/insert. (PR #80164)

Philip Reames via llvm-commits llvm-commits at lists.llvm.org
Mon Feb 12 08:33:54 PST 2024


https://github.com/preames edited https://github.com/llvm/llvm-project/pull/80164


More information about the llvm-commits mailing list