[llvm] [CodeGen] [ARM] Make RISC-V Init Undef Pass Target Independent and add support for the ARM Architecture. (PR #77770)

[Jack Styles via llvm-commits]

================
@@ -2223,6 +2223,25 @@ class TargetInstrInfo : public MCInstrInfo {
     llvm_unreachable("unknown number of operands necessary");
   }
 
+  virtual unsigned getUndefInitOpcode(unsigned RegClassID) const {
+    (void)RegClassID;
+
+    llvm_unreachable("Unexpected register class.");
+  }
+
+  virtual const TargetRegisterClass *
----------------
Stylie777 wrote:

Functions have been moved to the relevant files for them. Thanks for pointing that out @ostannard. Function names have also been updated where appropriate to better describe their function in a target independent setting. 

https://github.com/llvm/llvm-project/pull/77770