[llvm] [RISCV][ISel] Combine scalable vector add/sub/mul with zero/sign extension (PR #72340)

[Craig Topper via llvm-commits]

topperc wrote:

@sun-jacobi I'm going to revert the patch and let you work on a fix.

https://github.com/llvm/llvm-project/pull/72340