[llvm] [TableGen][GlobalISel] Use `GIM_SwitchOpcode` in Combiners (PR #66864)

Pierre van Houtryve via llvm-commits llvm-commits at lists.llvm.org
Wed Sep 20 00:32:37 PDT 2023

Previous message: [llvm] [TableGen][GlobalISel] Use `GIM_SwitchOpcode` in Combiners (PR #66864)
Next message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/Pierre-vh closed https://github.com/llvm/llvm-project/pull/66864

Previous message: [llvm] [TableGen][GlobalISel] Use `GIM_SwitchOpcode` in Combiners (PR #66864)
Next message: [llvm] [RISCV] Promote SETCC and VP_SETCC of f16 vectors when only have zvfhmin (PR #66866)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list