[PATCH] D158759: [RISCV] Add a pass to rewrite rd to x0 for non-computational instrs whose return values are unused

[Yingwei Zheng via Phabricator via llvm-commits]

dtcxzyw marked an inline comment as done.
dtcxzyw added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVDeadRegisterDefinitions.cpp:92
+            MI.getOpcode() != RISCV::PseudoVSETIVLI) {
+          const TargetRegisterClass *RC = MRI->getRegClass(Reg);
+          if (!(RC && RC->contains(RISCV::X0))) {
----------------
craig.topper wrote:
> Why are we using MRI->getRegClass instead of TII->getRegClass like AArch64?
It protects defs with reg class `GPRNoX0` being rewritten to x0.
See also https://reviews.llvm.org/D158759?id=554599#inline-1539364.
For inst `li a3, 32`, `MRI->getRegClass` returns `GPRNoX0` while `TTI->getRegClass` returns `GPR`.

I have a separate patch to address this: https://github.com/llvm/llvm-project/pull/65934



Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D158759/new/

https://reviews.llvm.org/D158759