[llvm] [RISCV] Lower constant build_vectors with few non-sign bits via vsext (PR #65648)

Craig Topper via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 7 15:23:52 PDT 2023

Previous message: [llvm] [RISCV] Lower constant build_vectors with few non-sign bits via vsext (PR #65648)
Next message: [llvm] [RISCV] Lower constant build_vectors with few non-sign bits via vsext (PR #65648)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/topperc approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/65648

Previous message: [llvm] [RISCV] Lower constant build_vectors with few non-sign bits via vsext (PR #65648)
Next message: [llvm] [RISCV] Lower constant build_vectors with few non-sign bits via vsext (PR #65648)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list