[PATCH] D159080: [mlir][ArmSME] Fix get_tile_id type in zero lowering
Cullen Rhodes via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Aug 29 04:39:43 PDT 2023
c-rhodes added a comment.
In D159080#4624367 <https://reviews.llvm.org/D159080#4624367>, @awarzynski wrote:
>> I think this op is a bit clunky and could be simplified by returning the element type of the tile rather than an int representing the bitwidth, or perhaps just the 2-D scalable vector type this is extracted from, but that's a slightly move involved refactor.
>
> Which Op are you referring to `arm_sme.zero`? `arm_sme.cast_tile_to_vector`?
`arm_sme.get_tile_id`
================
Comment at: mlir/test/Dialect/ArmSME/tile-zero-masks.mlir:6
+// This test verifies the 8-bit tile mask operand of the zero intrinsic zeroes
+// the correct tiles. Both integer and floating-point datatypes are checked.
----------------
awarzynski wrote:
> How is "8-bit" relevant here? What's meant to be 8-bit?
> How is "8-bit" relevant here? What's meant to be 8-bit?
the zero instruction mask, see https://armv8.arm.com/latest_builds/v9A/isa64/zero_za_i.xml
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D159080/new/
https://reviews.llvm.org/D159080
More information about the llvm-commits
mailing list