[PATCH] D158062: [RISCV] Teach RISCVMergeBaseOffset to handle inline asm
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Aug 16 10:35:11 PDT 2023
craig.topper added inline comments.
================
Comment at: llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp:462
+ }
+ NewMI->addOperand(UseMI.getOperand(I));
+ NewMI->addOperand(ImmOp);
----------------
Can we use MachineOperand::ChangeToGA and MachineOperand::ChangeToMCSymbol to avoid building a new instruction?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D158062/new/
https://reviews.llvm.org/D158062
More information about the llvm-commits
mailing list