[PATCH] D156685: [RISCV] Match ext_vl + ext_vl + srem + trunc_vl to vrem.vv

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 31 12:12:02 PDT 2023

Previous message: [PATCH] D156685: [RISCV] Match ext_vl + ext_vl + srem + trunc_vl to vrem.vv
Next message: [llvm] 09156b3 - [InstCombine] Move worklist preparation into InstCombinerImpl (NFC)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

It would be good if the description said why this can't be done before the instruction selection phase for signed.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D156685/new/

https://reviews.llvm.org/D156685

Previous message: [PATCH] D156685: [RISCV] Match ext_vl + ext_vl + srem + trunc_vl to vrem.vv
Next message: [llvm] 09156b3 - [InstCombine] Move worklist preparation into InstCombinerImpl (NFC)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list