[PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 26 09:34:55 PDT 2023
craig.topper added a comment.
In D156319#4535006 <https://reviews.llvm.org/D156319#4535006>, @luke wrote:
> This reduces the number of vsetvli toggles and improves code size at least, but I can't comment on the effect of undisturbed on register renaming etc.
This can create false dependencies on out of order CPUs that will prevent instructions from being executed until the previous writer of their destination register has completed.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D156319/new/
https://reviews.llvm.org/D156319
More information about the llvm-commits
mailing list