[PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI

Luke Lau via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jul 26 05:15:53 PDT 2023

Previous message: [PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI
Next message: [PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

luke added a comment.

This reduces the number of vsetvli toggles and improves code size at least, but I can't comment on the effect of undisturbed on register renaming etc.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D156319/new/

https://reviews.llvm.org/D156319

Previous message: [PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI
Next message: [PATCH] D156319: [RISCV] Relax ta/ma policy into tu/mu in InsertVSETVLI
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list