[PATCH] D155551: [PoC][RISCV] Use scalar register for fixed-length vectors

[Zixuan Wu via Phabricator via llvm-commits]

zixuan-wu added a comment.

Does this optimization only happen in load and store sequence to do memcpy or memset, or something like?

If so, enabling the vectorization in middle end and vector type legal in backend may too aggressive and complicated, because no operations are legal in such types.  Introducing vectorization and backend support for such condition can work, but it influences too much such as evaluation of cost model and other opt as such types are recognized as legal type. Instead, recognizing this condition as memcpy would make sense more.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D155551/new/

https://reviews.llvm.org/D155551