[PATCH] D154136: [RISCV] Add SEW to RISCVInversePseudoTable
Michael Maitland via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Jul 9 13:12:29 PDT 2023
michaelmaitland updated this revision to Diff 538445.
michaelmaitland marked 2 inline comments as done.
michaelmaitland added a comment.
Use 8bit sew
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D154136/new/
https://reviews.llvm.org/D154136
Files:
llvm/lib/Target/RISCV/MCA/RISCVCustomBehaviour.cpp
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D154136.538445.patch
Type: text/x-patch
Size: 9104 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230709/0365af9c/attachment.bin>
More information about the llvm-commits
mailing list