[PATCH] D134893: [LSR][TTI][RISCV] Add isAllowTerminatingConditionFoldingAfterLSR into TTI and enable it for RISC-V

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jul 7 08:23:32 PDT 2023

Previous message: [PATCH] D152828: [MachineSink][AArch64] Sink instruction copies when they can replace copy into hard register or folded into addressing mode
Next message: [PATCH] D149248: [RISCV][MC] MC layer support for the experimental zacas extension
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

reames added a comment.
Herald added a subscriber: wangpc.

Reverse ping.  Any progress on that testing summary?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D134893/new/

https://reviews.llvm.org/D134893

Previous message: [PATCH] D152828: [MachineSink][AArch64] Sink instruction copies when they can replace copy into hard register or folded into addressing mode
Next message: [PATCH] D149248: [RISCV][MC] MC layer support for the experimental zacas extension
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list