[PATCH] D152726: [RISCV][GlobalISel] Legalize all ALU instructions, excluding w-instructions

[Nitin John Raj via Phabricator via llvm-commits]

nitinjohnraj updated this revision to Diff 531037.
nitinjohnraj added a comment.

Fixed formatting and added tests for smaller/larger sizes on RV32.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D152726/new/

https://reviews.llvm.org/D152726

Files:
  llvm/lib/Target/RISCV/GISel/RISCVLegalizerInfo.cpp
  llvm/test/CodeGen/RISCV/GlobalISel/legalizer/alu32.mir
  llvm/test/CodeGen/RISCV/GlobalISel/legalizer/alu64.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D152726.531037.patch
Type: text/x-patch
Size: 343064 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230613/3d0d4c3d/attachment-0001.bin>