[PATCH] D151458: [RISCV] Support TLSDESC in the RISC-V backend

[Paul Kirth via Phabricator via llvm-commits]

paulkirth added a comment.

In D151458#4373201 <https://reviews.llvm.org/D151458#4373201>, @MaskRay wrote:

> TLSDESC has a calling convention that assumes most registers are not clobbered. Does this patch implement it?

yes. the pseudo we introduce and the `JALR` are marked to indicate that registers are not clobbered.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D151458/new/

https://reviews.llvm.org/D151458