[PATCH] D148733: [RISCV] Let assembler accept vector memory operands that have an explicit 0 offset.

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 19 22:45:09 PDT 2023

Previous message: [PATCH] D148733: [RISCV] Let assembler accept vector memory operands that have an explicit 0 offset.
Next message: [PATCH] D148733: [RISCV] Let assembler accept vector memory operands that have an explicit 0 offset.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb accepted this revision.
asb added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D148733/new/

https://reviews.llvm.org/D148733

Previous message: [PATCH] D148733: [RISCV] Let assembler accept vector memory operands that have an explicit 0 offset.
Next message: [PATCH] D148733: [RISCV] Let assembler accept vector memory operands that have an explicit 0 offset.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list