[PATCH] D145939: [DAG] Fold multiple insert_vector_elt of zero values into an AND mask

[Phoebe Wang via Phabricator via llvm-commits]

pengfei added inline comments.


================
Comment at: llvm/test/CodeGen/X86/clear_upper_vector_element_bits.ll:722
 
 define <32 x i8> @_clearupper32xi8b(<32 x i8>) nounwind {
 ; SSE2-LABEL: _clearupper32xi8b:
----------------
Are SSE cases getting worse?


================
Comment at: llvm/test/CodeGen/X86/insertelement-zero.ll:543-544
+;; NOTE: These prefixes are unused and the list is autogenerated. Do not add tests below this line:
+; AVX2-FAST: {{.*}}
+; AVX2-SLOW: {{.*}}
----------------
Remove these prefixes?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145939/new/

https://reviews.llvm.org/D145939