[PATCH] D143646: [RISCV] Return false from shouldFormOverflowOp when type is i8 and i16

[Liao Chunyu via Phabricator via llvm-commits]

liaolucy updated this revision to Diff 503585.
liaolucy added a comment.

Add a testcase where both the LHS and RHS are not immediate, and it reduces one 'and' instruction.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D143646/new/

https://reviews.llvm.org/D143646

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/test/CodeGen/RISCV/overflow-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D143646.503585.patch
Type: text/x-patch
Size: 3769 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230309/f143052f/attachment.bin>