[PATCH] D140782: [RISCV] Teach lowerCTLZ_CTTZ_ZERO_UNDEF to handle i32 vectors with conversion to f32 vectors.

Yeting Kuo via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Dec 31 19:23:53 PST 2022


fakepaper56 added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td:143
 ]>;
+def SDT_RISCVI2FPOp_RM_VL  : SDTypeProfile<1, 4, [
+  SDTCisFP<0>, SDTCisInt<1>, SDTCisSameNumEltsAs<0, 1>,
----------------
I have tried to use similar naming as `SDT_RISCVVecCvtX2FOp_VL` `riscv_vfcvt_rm_x_f_vl` used. But I confused that `SDT_RISCVVecCvtX2FOp_VL` looks like that it's for converting x to f rather than converting f to x.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D140782/new/

https://reviews.llvm.org/D140782



More information about the llvm-commits mailing list