[PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Dec 6 04:05:33 PST 2022

Previous message: [PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.
Next message: [PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

dmgreen added a comment.

Can you add a couple of testcases for the edgecases too. Something like `%and = and i64 %ext64, 8589934591` and `%and = and i64 %ext64, 2147483647`


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D139411/new/

https://reviews.llvm.org/D139411

Previous message: [PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.
Next message: [PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list