[PATCH] D139411: [AAch64] Optimize muls with operands having enough zero bits.

[Biplob Mishra via Phabricator via llvm-commits]

bipmis created this revision.
bipmis added reviewers: dmgreen, samtebbs.
bipmis added projects: All, LLVM.
bipmis requested review of this revision.

Muls with 64bit operands where each of the operand is having top 32 bits as zero, we can generate a single umull instruction on a 32bit operand.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D139411

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/test/CodeGen/AArch64/aarch64-dup-ext.ll
  llvm/test/CodeGen/AArch64/aarch64-mull-masks.ll
  llvm/test/CodeGen/AArch64/addcarry-crash.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D139411.480423.patch
Type: text/x-patch
Size: 15554 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221206/8bad680b/attachment-0001.bin>