[PATCH] D137931: [RISCV] Don't use zero-stride vector load for gather if not optimized
Wang Pengcheng via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Nov 14 23:58:16 PST 2022
pcwang-thead updated this revision to Diff 475353.
pcwang-thead added a comment.
Restrict this to unmasked loads only.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D137931/new/
https://reviews.llvm.org/D137931
Files:
llvm/lib/Target/RISCV/RISCVISelLowering.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vector-strided-load-store-asm.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137931.475353.patch
Type: text/x-patch
Size: 6986 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221115/af3ca64d/attachment.bin>
More information about the llvm-commits
mailing list