[PATCH] D137704: [RISCV] Make lowerVECTOR_SHUFFLEAsVNSRL support more vnsrl shuffle pattern.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sun Nov 13 22:44:06 PST 2022
craig.topper added a comment.
In D137704#3924035 <https://reviews.llvm.org/D137704#3924035>, @HanKuanChen wrote:
> In D137704#3924007 <https://reviews.llvm.org/D137704#3924007>, @craig.topper wrote:
>
>> This test crashes
>>
>> define void @vnsrl_2_undef_float(ptr %in, ptr %out) {
>> entry:
>> %0 = load <32 x float>, ptr %in, align 4
>> %1 = shufflevector <32 x float> %0, <32 x float> poison, <16 x i32> <i32 1, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
>> store <16 x float> %1, ptr %out, align 4
>> ret void
>> }
>
> I will merge and close https://reviews.llvm.org/D137904 to solve this test.
How does D137904 <https://reviews.llvm.org/D137904> solve this? That patch is marked NFC
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D137704/new/
https://reviews.llvm.org/D137704
More information about the llvm-commits
mailing list