[PATCH] D137704: [RISCV] Make lowerVECTOR_SHUFFLEAsVNSRL support more vnsrl shuffle pattern.

Han-Kuan Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Nov 12 22:42:19 PST 2022


HanKuanChen updated this revision to Diff 474982.
HanKuanChen added a comment.

Apply Craig's comment.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137704/new/

https://reviews.llvm.org/D137704

Files:
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-shufflevector-vnsrl.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D137704.474982.patch
Type: text/x-patch
Size: 16817 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20221113/696a3ec9/attachment-0001.bin>


More information about the llvm-commits mailing list