[PATCH] D137699: [RISCV] Don't use zero-stride vector load if there's no optimized u-arch

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 11 09:16:37 PST 2022


reames accepted this revision.
reames added a comment.
This revision is now accepted and ready to land.

LGTM

If you're interested in optimizing for such a target, I'd suggest a follow up.  We should probably be canonicalizing in the other direction (i.e. replace a zero stride load with a load and splat).  A zero stride load can probably be matched during gather lowering.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137699/new/

https://reviews.llvm.org/D137699



More information about the llvm-commits mailing list