[PATCH] D137699: [RISCV] Don't use zero-stride vector load if there's no optimized u-arch

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCV.td:455
 
+def FeatureNoOptimizedZeroStrideLoad
+   : SubtargetFeature<"no-optimized-zero-stride-load", "HasOptimizedZeroStrideLoad",
----------------
`FeatureNoOptimizedZeroStrideLoad` -> `TuneNoOptimizedZeroStrideLoad`.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D137699/new/

https://reviews.llvm.org/D137699