[llvm] 830b5e8 - [AArch64]SME2 multi-vec FP/INT down convert 2/4 registers
Caroline Concatto via llvm-commits
llvm-commits at lists.llvm.org
Fri Oct 21 06:36:02 PDT 2022
Author: Caroline Concatto
Date: 2022-10-21T14:30:05+01:00
New Revision: 830b5e823af00dfca2de361019bfeb98846bca06
URL: https://github.com/llvm/llvm-project/commit/830b5e823af00dfca2de361019bfeb98846bca06
DIFF: https://github.com/llvm/llvm-project/commit/830b5e823af00dfca2de361019bfeb98846bca06.diff
LOG: [AArch64]SME2 multi-vec FP/INT down convert 2/4 registers
This patch implements
Int:
SQCVT: Multi-vector signed saturating extract narrow for 2 and 4 registers.
UQCVT: Multi-vector unsigned saturating extract narrow for 2 and 4 registers.
SQCVTU: Multi-vector signed saturating unsigned extract narrow for 2 and 4 registers
SQCVTN: Multi-vector signed saturating extract narrow and interleave.
SQCVTUN: Multi-vector signed saturating unsigned extract narrow and interleave.
UQCVTN: Multi-vector unsigned saturating extract narrow and interleave.
FP:
FCVT(narrowing): Multi-vector floating-point convert from single-precision to
packed half-precision.
FCVTN: Multi-vector floating-point convert from single-precision to
interleaved half-precision.
BFCVT: Multi-vector floating-point convert from single-precision to packed
BFloat16 format.
BFCVTN: : Multi-vector floating-point convert from single-precision to
interleaved BFloat16 format.
The reference can be found here:
https://developer.arm.com/documentation/ddi0602/2022-09
Depends on: D135563
Reviewed By: sdesmalen
Differential Revision: https://reviews.llvm.org/D135588
Added:
llvm/test/MC/AArch64/SME2/bfcvt-diagnostics.s
llvm/test/MC/AArch64/SME2/bfcvt.s
llvm/test/MC/AArch64/SME2/bfcvtn-diagnostics.s
llvm/test/MC/AArch64/SME2/bfcvtn.s
llvm/test/MC/AArch64/SME2/fcvt-diagnostics.s
llvm/test/MC/AArch64/SME2/fcvt.s
llvm/test/MC/AArch64/SME2/fcvtn-diagnostics.s
llvm/test/MC/AArch64/SME2/fcvtn.s
llvm/test/MC/AArch64/SME2/sqcvt-diagnostics.s
llvm/test/MC/AArch64/SME2/sqcvt.s
llvm/test/MC/AArch64/SME2/sqcvtn-diagnostics.s
llvm/test/MC/AArch64/SME2/sqcvtn.s
llvm/test/MC/AArch64/SME2/sqcvtu-diagnostics.s
llvm/test/MC/AArch64/SME2/sqcvtu.s
llvm/test/MC/AArch64/SME2/sqcvtun-diagnostics.s
llvm/test/MC/AArch64/SME2/sqcvtun.s
llvm/test/MC/AArch64/SME2/uqcvt-diagnostics.s
llvm/test/MC/AArch64/SME2/uqcvt.s
llvm/test/MC/AArch64/SME2/uqcvtn-diagnostics.s
llvm/test/MC/AArch64/SME2/uqcvtn.s
Modified:
llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td
llvm/lib/Target/AArch64/SMEInstrFormats.td
Removed:
################################################################################
diff --git a/llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td b/llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td
index 6acd9d1f9a924..e85e904623973 100644
--- a/llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td
+++ b/llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td
@@ -344,6 +344,22 @@ defm UMLSL_VG2_M2ZZ : sme2_int_mla_long_array_vg2_single<"umlsl", 0b11>;
defm UMLSL_VG4_M4ZZ : sme2_int_mla_long_array_vg4_single<"umlsl", 0b11>;
defm UMLSL_VG2_M2Z2Z : sme2_int_mla_long_array_vg2_multi<"umlsl", 0b11>;
defm UMLSL_VG4_M4Z4Z : sme2_int_mla_long_array_vg4_multi<"umlsl", 0b11>;
+
+def FCVT_Z2Z_StoH : sme2_cvt_vg2_single<"fcvt", 0b00, 0b00>;
+def FCVTN_Z2Z_StoH : sme2_cvt_vg2_single<"fcvtn", 0b01, 0b00>;
+def BFCVT_Z2Z_StoH : sme2_cvt_vg2_single<"bfcvt", 0b10, 0b00>;
+def BFCVTN_Z2Z_StoH : sme2_cvt_vg2_single<"bfcvtn", 0b11, 0b00>;
+
+def SQCVT_Z2Z_StoH : sme2_cvt_vg2_single<"sqcvt", 0b00, 0b11>;
+def UQCVT_Z2Z_StoH : sme2_cvt_vg2_single<"uqcvt", 0b01, 0b11>;
+def SQCVTU_Z2Z_StoH : sme2_cvt_vg2_single<"sqcvtu", 0b10, 0b11>;
+defm SQCVT_Z4Z : sme2_int_cvt_vg4_single<"sqcvt", 0b000>;
+defm UQCVT_Z4Z : sme2_int_cvt_vg4_single<"uqcvt", 0b001>;
+defm SQCVTU_Z4Z : sme2_int_cvt_vg4_single<"sqcvtu", 0b100>;
+defm SQCVTN_Z4Z : sme2_int_cvt_vg4_single<"sqcvtn", 0b010>;
+defm SQCVTUN_Z4Z : sme2_int_cvt_vg4_single<"sqcvtun", 0b110>;
+defm UQCVTN_Z4Z : sme2_int_cvt_vg4_single<"uqcvtn", 0b011>;
+
}
diff --git a/llvm/lib/Target/AArch64/SMEInstrFormats.td b/llvm/lib/Target/AArch64/SMEInstrFormats.td
index cf1c235720b86..a719a7ae63bbe 100644
--- a/llvm/lib/Target/AArch64/SMEInstrFormats.td
+++ b/llvm/lib/Target/AArch64/SMEInstrFormats.td
@@ -1624,3 +1624,45 @@ multiclass sme2_int_mla_long_array_vg4_multi<string mnemonic, bits<2> op> {
def : InstAlias<mnemonic # "\t$ZAda[$Rv, $imm2], $Zn, $Zm",
(!cast<Instruction>(NAME #_S) MatrixOp32:$ZAda, MatrixIndexGPR32Op8_11:$Rv, uimm2s2range:$imm2, ZZZZ_h_mul_r:$Zn, ZZZZ_h_mul_r:$Zm), 0>;
}
+
+//===----------------------------------------------------------------------===//
+// SME2 multi-vec INT/ FP down convert
+
+class sme2_cvt_vg2_single<string mnemonic, bits<2> op, bits<2> is_int>
+ : I<(outs ZPR16:$Zd), (ins ZZ_s_mul_r:$Zn),
+ mnemonic, "\t$Zd, $Zn", "", []>, Sched<[]> {
+ bits<4> Zn;
+ bits<5> Zd;
+ let Inst{31-23} = 0b110000010;
+ let Inst{22} = op{1};
+ let Inst{21-18} = 0b1000;
+ let Inst{17-16} = is_int;
+ let Inst{15-10} = 0b111000;
+ let Inst{9-6} = Zn;
+ let Inst{5} = op{0};
+ let Inst{4-0} = Zd;
+}
+
+
+class sme2_cvt_vg4_single<bit sz,bits<3> op, ZPRRegOp zpr_ty, RegisterOperand vector_ty,
+ string mnemonic>
+ : I<(outs zpr_ty:$Zd), (ins vector_ty:$Zn),
+ mnemonic, "\t$Zd, $Zn", "", []>, Sched<[]> {
+ bits<3> Zn;
+ bits<5> Zd;
+ let Inst{31-24} = 0b11000001;
+ let Inst{23} = sz;
+ let Inst{22} = op{2};
+ let Inst{21-16} = 0b110011;
+ let Inst{15-10} = 0b111000;
+ let Inst{9-7} = Zn;
+ let Inst{6-5} = op{1-0};
+ let Inst{4-0} = Zd;
+}
+
+
+multiclass sme2_int_cvt_vg4_single<string mnemonic, bits<3> op> {
+def _StoB : sme2_cvt_vg4_single<0b0, op, ZPR8, ZZZZ_s_mul_r, mnemonic>;
+def _DtoH : sme2_cvt_vg4_single<0b1, op, ZPR16, ZZZZ_d_mul_r, mnemonic>;
+}
+
diff --git a/llvm/test/MC/AArch64/SME2/bfcvt-diagnostics.s b/llvm/test/MC/AArch64/SME2/bfcvt-diagnostics.s
new file mode 100644
index 0000000000000..8ff5de7d491cb
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/bfcvt-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+bfcvt z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: bfcvt z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+bfcvt z0.h, {z1.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element types
+// CHECK-NEXT: bfcvt z0.h, {z1.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+bfcvt z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: bfcvt z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+bfcvt z0.h, {z0.h-z1.h}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: bfcvt z0.h, {z0.h-z1.h}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/bfcvt.s b/llvm/test/MC/AArch64/SME2/bfcvt.s
new file mode 100644
index 0000000000000..9693b4330fb83
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/bfcvt.s
@@ -0,0 +1,38 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+bfcvt z0.h, {z0.s, z1.s} // 11000001-01100000-11100000-00000000
+// CHECK-INST: bfcvt z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x00,0xe0,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e000 <unknown>
+
+bfcvt z21.h, {z10.s, z11.s} // 11000001-01100000-11100001-01010101
+// CHECK-INST: bfcvt z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e155 <unknown>
+
+bfcvt z23.h, {z12.s, z13.s} // 11000001-01100000-11100001-10010111
+// CHECK-INST: bfcvt z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0x97,0xe1,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e197 <unknown>
+
+bfcvt z31.h, {z30.s, z31.s} // 11000001-01100000-11100011-11011111
+// CHECK-INST: bfcvt z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e3df <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/bfcvtn-diagnostics.s b/llvm/test/MC/AArch64/SME2/bfcvtn-diagnostics.s
new file mode 100644
index 0000000000000..81c4f894085e6
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/bfcvtn-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+bfcvtn z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: bfcvtn z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+bfcvtn z0.h, {z1.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element type
+// CHECK-NEXT: fcvtn z0.h, {z1.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+bfcvtn z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: bfcvtn z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+bfcvtn z0.h, {z0.h-z1.h}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: bfcvtn z0.h, {z0.h-z1.h}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/bfcvtn.s b/llvm/test/MC/AArch64/SME2/bfcvtn.s
new file mode 100644
index 0000000000000..59d957501b5fa
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/bfcvtn.s
@@ -0,0 +1,38 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+bfcvtn z0.h, {z0.s, z1.s} // 11000001-01100000-11100000-00100000
+// CHECK-INST: bfcvtn z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x20,0xe0,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e020 <unknown>
+
+bfcvtn z21.h, {z10.s, z11.s} // 11000001-01100000-11100001-01110101
+// CHECK-INST: bfcvtn z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x75,0xe1,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e175 <unknown>
+
+bfcvtn z23.h, {z12.s, z13.s} // 11000001-01100000-11100001-10110111
+// CHECK-INST: bfcvtn z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0xb7,0xe1,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e1b7 <unknown>
+
+bfcvtn z31.h, {z30.s, z31.s} // 11000001-01100000-11100011-11111111
+// CHECK-INST: bfcvtn z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xff,0xe3,0x60,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c160e3ff <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/fcvt-diagnostics.s b/llvm/test/MC/AArch64/SME2/fcvt-diagnostics.s
new file mode 100644
index 0000000000000..de12d44de7e45
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/fcvt-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+fcvt z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: fcvt z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+fcvt z0.h, {z1.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element type
+// CHECK-NEXT: fcvt z0.h, {z1.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+fcvt z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: fcvt z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+fcvt z0.h, {z0.h-z1.h}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: fcvt z0.h, {z0.h-z1.h}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/fcvt.s b/llvm/test/MC/AArch64/SME2/fcvt.s
new file mode 100644
index 0000000000000..98b7160f5fa8f
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/fcvt.s
@@ -0,0 +1,38 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+fcvt z0.h, {z0.s, z1.s} // 11000001-00100000-11100000-00000000
+// CHECK-INST: fcvt z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x00,0xe0,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e000 <unknown>
+
+fcvt z21.h, {z10.s, z11.s} // 11000001-00100000-11100001-01010101
+// CHECK-INST: fcvt z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e155 <unknown>
+
+fcvt z23.h, {z12.s, z13.s} // 11000001-00100000-11100001-10010111
+// CHECK-INST: fcvt z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0x97,0xe1,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e197 <unknown>
+
+fcvt z31.h, {z30.s, z31.s} // 11000001-00100000-11100011-11011111
+// CHECK-INST: fcvt z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e3df <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/fcvtn-diagnostics.s b/llvm/test/MC/AArch64/SME2/fcvtn-diagnostics.s
new file mode 100644
index 0000000000000..dada5afd99ce6
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/fcvtn-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+fcvtn z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: fcvtn z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+fcvtn z0.h, {z1.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors, where the first vector is a multiple of 2 and with matching element type
+// CHECK-NEXT: fcvtn z0.h, {z1.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+fcvtn z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: fcvtn z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+fcvtn z0.h, {z0.h-z1.h}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: fcvtn z0.h, {z0.h-z1.h}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/fcvtn.s b/llvm/test/MC/AArch64/SME2/fcvtn.s
new file mode 100644
index 0000000000000..0643d8a66ccc2
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/fcvtn.s
@@ -0,0 +1,38 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+fcvtn z0.h, {z0.s, z1.s} // 11000001-00100000-11100000-00100000
+// CHECK-INST: fcvtn z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x20,0xe0,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e020 <unknown>
+
+fcvtn z21.h, {z10.s, z11.s} // 11000001-00100000-11100001-01110101
+// CHECK-INST: fcvtn z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x75,0xe1,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e175 <unknown>
+
+fcvtn z23.h, {z12.s, z13.s} // 11000001-00100000-11100001-10110111
+// CHECK-INST: fcvtn z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0xb7,0xe1,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e1b7 <unknown>
+
+fcvtn z31.h, {z30.s, z31.s} // 11000001-00100000-11100011-11111111
+// CHECK-INST: fcvtn z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xff,0xe3,0x20,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c120e3ff <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/sqcvt-diagnostics.s b/llvm/test/MC/AArch64/SME2/sqcvt-diagnostics.s
new file mode 100644
index 0000000000000..3800d25999ddb
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvt-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+sqcvt z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvt z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvt z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element type
+// CHECK-NEXT: sqcvt z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvt z0.h, {z1.d-z2.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvt z0.h, {z1.d-z2.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+sqcvt z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: sqcvt z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/sqcvt.s b/llvm/test/MC/AArch64/SME2/sqcvt.s
new file mode 100644
index 0000000000000..90d806846bc29
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvt.s
@@ -0,0 +1,88 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+sqcvt z0.h, {z0.s, z1.s} // 11000001-00100011-11100000-00000000
+// CHECK-INST: sqcvt z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x00,0xe0,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e000 <unknown>
+
+sqcvt z21.h, {z10.s, z11.s} // 11000001-00100011-11100001-01010101
+// CHECK-INST: sqcvt z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e155 <unknown>
+
+sqcvt z23.h, {z12.s, z13.s} // 11000001-00100011-11100001-10010111
+// CHECK-INST: sqcvt z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0x97,0xe1,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e197 <unknown>
+
+sqcvt z31.h, {z30.s, z31.s} // 11000001-00100011-11100011-11011111
+// CHECK-INST: sqcvt z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e3df <unknown>
+
+
+sqcvt z0.b, {z0.s - z3.s} // 11000001-00110011-11100000-00000000
+// CHECK-INST: sqcvt z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x00,0xe0,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e000 <unknown>
+
+sqcvt z21.b, {z8.s - z11.s} // 11000001-00110011-11100001-00010101
+// CHECK-INST: sqcvt z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x15,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e115 <unknown>
+
+sqcvt z23.b, {z12.s - z15.s} // 11000001-00110011-11100001-10010111
+// CHECK-INST: sqcvt z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0x97,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e197 <unknown>
+
+sqcvt z31.b, {z28.s - z31.s} // 11000001-00110011-11100011-10011111
+// CHECK-INST: sqcvt z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0x9f,0xe3,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e39f <unknown>
+
+
+sqcvt z0.h, {z0.d - z3.d} // 11000001-10110011-11100000-00000000
+// CHECK-INST: sqcvt z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x00,0xe0,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e000 <unknown>
+
+sqcvt z21.h, {z8.d - z11.d} // 11000001-10110011-11100001-00010101
+// CHECK-INST: sqcvt z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x15,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e115 <unknown>
+
+sqcvt z23.h, {z12.d - z15.d} // 11000001-10110011-11100001-10010111
+// CHECK-INST: sqcvt z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0x97,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e197 <unknown>
+
+sqcvt z31.h, {z28.d - z31.d} // 11000001-10110011-11100011-10011111
+// CHECK-INST: sqcvt z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0x9f,0xe3,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e39f <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtn-diagnostics.s b/llvm/test/MC/AArch64/SME2/sqcvtn-diagnostics.s
new file mode 100644
index 0000000000000..3ad80b5f70ca1
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtn-diagnostics.s
@@ -0,0 +1,22 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+sqcvtn z0.h, {z0.d-z4.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid number of vectors
+// CHECK-NEXT: sqcvtn z0.h, {z0.d-z4.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvtn z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element type
+// CHECK-NEXT: sqcvtn z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+sqcvtn z0.h, {z0.s-z3.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvtn z0.h, {z0.s-z3.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtn.s b/llvm/test/MC/AArch64/SME2/sqcvtn.s
new file mode 100644
index 0000000000000..0e79b3f372121
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtn.s
@@ -0,0 +1,63 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+sqcvtn z0.b, {z0.s - z3.s} // 11000001-00110011-11100000-01000000
+// CHECK-INST: sqcvtn z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x40,0xe0,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e040 <unknown>
+
+sqcvtn z21.b, {z8.s - z11.s} // 11000001-00110011-11100001-01010101
+// CHECK-INST: sqcvtn z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e155 <unknown>
+
+sqcvtn z23.b, {z12.s - z15.s} // 11000001-00110011-11100001-11010111
+// CHECK-INST: sqcvtn z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0xd7,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e1d7 <unknown>
+
+sqcvtn z31.b, {z28.s - z31.s} // 11000001-00110011-11100011-11011111
+// CHECK-INST: sqcvtn z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e3df <unknown>
+
+
+sqcvtn z0.h, {z0.d - z3.d} // 11000001-10110011-11100000-01000000
+// CHECK-INST: sqcvtn z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x40,0xe0,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e040 <unknown>
+
+sqcvtn z21.h, {z8.d - z11.d} // 11000001-10110011-11100001-01010101
+// CHECK-INST: sqcvtn z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x55,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e155 <unknown>
+
+sqcvtn z23.h, {z12.d - z15.d} // 11000001-10110011-11100001-11010111
+// CHECK-INST: sqcvtn z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0xd7,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e1d7 <unknown>
+
+sqcvtn z31.h, {z28.d - z31.d} // 11000001-10110011-11100011-11011111
+// CHECK-INST: sqcvtn z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0xdf,0xe3,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e3df <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtu-diagnostics.s b/llvm/test/MC/AArch64/SME2/sqcvtu-diagnostics.s
new file mode 100644
index 0000000000000..87aa36ef9be63
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtu-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+sqcvtu z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvtu z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvtu z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element type
+// CHECK-NEXT: sqcvtu z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvtu z0.h, {z1.d-z2.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvtu z0.h, {z1.d-z2.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+sqcvtu z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: sqcvtu z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtu.s b/llvm/test/MC/AArch64/SME2/sqcvtu.s
new file mode 100644
index 0000000000000..41dfe7bb06d65
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtu.s
@@ -0,0 +1,88 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+sqcvtu z0.h, {z0.s, z1.s} // 11000001-01100011-11100000-00000000
+// CHECK-INST: sqcvtu z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x00,0xe0,0x63,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c163e000 <unknown>
+
+sqcvtu z21.h, {z10.s, z11.s} // 11000001-01100011-11100001-01010101
+// CHECK-INST: sqcvtu z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x63,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c163e155 <unknown>
+
+sqcvtu z23.h, {z12.s, z13.s} // 11000001-01100011-11100001-10010111
+// CHECK-INST: sqcvtu z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0x97,0xe1,0x63,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c163e197 <unknown>
+
+sqcvtu z31.h, {z30.s, z31.s} // 11000001-01100011-11100011-11011111
+// CHECK-INST: sqcvtu z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x63,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c163e3df <unknown>
+
+
+sqcvtu z0.b, {z0.s - z3.s} // 11000001-01110011-11100000-00000000
+// CHECK-INST: sqcvtu z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x00,0xe0,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e000 <unknown>
+
+sqcvtu z21.b, {z8.s - z11.s} // 11000001-01110011-11100001-00010101
+// CHECK-INST: sqcvtu z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x15,0xe1,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e115 <unknown>
+
+sqcvtu z23.b, {z12.s - z15.s} // 11000001-01110011-11100001-10010111
+// CHECK-INST: sqcvtu z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0x97,0xe1,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e197 <unknown>
+
+sqcvtu z31.b, {z28.s - z31.s} // 11000001-01110011-11100011-10011111
+// CHECK-INST: sqcvtu z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0x9f,0xe3,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e39f <unknown>
+
+
+sqcvtu z0.h, {z0.d - z3.d} // 11000001-11110011-11100000-00000000
+// CHECK-INST: sqcvtu z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x00,0xe0,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e000 <unknown>
+
+sqcvtu z21.h, {z8.d - z11.d} // 11000001-11110011-11100001-00010101
+// CHECK-INST: sqcvtu z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x15,0xe1,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e115 <unknown>
+
+sqcvtu z23.h, {z12.d - z15.d} // 11000001-11110011-11100001-10010111
+// CHECK-INST: sqcvtu z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0x97,0xe1,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e197 <unknown>
+
+sqcvtu z31.h, {z28.d - z31.d} // 11000001-11110011-11100011-10011111
+// CHECK-INST: sqcvtu z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0x9f,0xe3,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e39f <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtun-diagnostics.s b/llvm/test/MC/AArch64/SME2/sqcvtun-diagnostics.s
new file mode 100644
index 0000000000000..e42cae4d5523f
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtun-diagnostics.s
@@ -0,0 +1,22 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+sqcvtun z0.h, {z0.d-z4.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid number of vectors
+// CHECK-NEXT: sqcvtun z0.h, {z0.d-z4.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvtun z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element types
+// CHECK-NEXT: sqcvtun z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+sqcvtun z0.h, {z0.s-z3.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvtun z0.h, {z0.s-z3.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/sqcvtun.s b/llvm/test/MC/AArch64/SME2/sqcvtun.s
new file mode 100644
index 0000000000000..6286c62a1100f
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/sqcvtun.s
@@ -0,0 +1,63 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+sqcvtun z0.b, {z0.s - z3.s} // 11000001-01110011-11100000-01000000
+// CHECK-INST: sqcvtun z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x40,0xe0,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e040 <unknown>
+
+sqcvtun z21.b, {z8.s - z11.s} // 11000001-01110011-11100001-01010101
+// CHECK-INST: sqcvtun z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x55,0xe1,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e155 <unknown>
+
+sqcvtun z23.b, {z12.s - z15.s} // 11000001-01110011-11100001-11010111
+// CHECK-INST: sqcvtun z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0xd7,0xe1,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e1d7 <unknown>
+
+sqcvtun z31.b, {z28.s - z31.s} // 11000001-01110011-11100011-11011111
+// CHECK-INST: sqcvtun z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0xdf,0xe3,0x73,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c173e3df <unknown>
+
+
+sqcvtun z0.h, {z0.d - z3.d} // 11000001-11110011-11100000-01000000
+// CHECK-INST: sqcvtun z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x40,0xe0,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e040 <unknown>
+
+sqcvtun z21.h, {z8.d - z11.d} // 11000001-11110011-11100001-01010101
+// CHECK-INST: sqcvtun z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x55,0xe1,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e155 <unknown>
+
+sqcvtun z23.h, {z12.d - z15.d} // 11000001-11110011-11100001-11010111
+// CHECK-INST: sqcvtun z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0xd7,0xe1,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e1d7 <unknown>
+
+sqcvtun z31.h, {z28.d - z31.d} // 11000001-11110011-11100011-11011111
+// CHECK-INST: sqcvtun z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0xdf,0xe3,0xf3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1f3e3df <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/uqcvt-diagnostics.s b/llvm/test/MC/AArch64/SME2/uqcvt-diagnostics.s
new file mode 100644
index 0000000000000..3800d25999ddb
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/uqcvt-diagnostics.s
@@ -0,0 +1,27 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+sqcvt z0.h, {z0.s-z2.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvt z0.h, {z0.s-z2.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvt z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element type
+// CHECK-NEXT: sqcvt z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+sqcvt z0.h, {z1.d-z2.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: sqcvt z0.h, {z1.d-z2.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+sqcvt z0.s, {z0.s-z1.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
+// CHECK-NEXT: sqcvt z0.s, {z0.s-z1.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/uqcvt.s b/llvm/test/MC/AArch64/SME2/uqcvt.s
new file mode 100644
index 0000000000000..4502e035489dc
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/uqcvt.s
@@ -0,0 +1,88 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+uqcvt z0.h, {z0.s, z1.s} // 11000001-00100011-11100000-00100000
+// CHECK-INST: uqcvt z0.h, { z0.s, z1.s }
+// CHECK-ENCODING: [0x20,0xe0,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e020 <unknown>
+
+uqcvt z21.h, {z10.s, z11.s} // 11000001-00100011-11100001-01110101
+// CHECK-INST: uqcvt z21.h, { z10.s, z11.s }
+// CHECK-ENCODING: [0x75,0xe1,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e175 <unknown>
+
+uqcvt z23.h, {z12.s, z13.s} // 11000001-00100011-11100001-10110111
+// CHECK-INST: uqcvt z23.h, { z12.s, z13.s }
+// CHECK-ENCODING: [0xb7,0xe1,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e1b7 <unknown>
+
+uqcvt z31.h, {z30.s, z31.s} // 11000001-00100011-11100011-11111111
+// CHECK-INST: uqcvt z31.h, { z30.s, z31.s }
+// CHECK-ENCODING: [0xff,0xe3,0x23,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c123e3ff <unknown>
+
+
+uqcvt z0.b, {z0.s - z3.s} // 11000001-00110011-11100000-00100000
+// CHECK-INST: uqcvt z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x20,0xe0,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e020 <unknown>
+
+uqcvt z21.b, {z8.s - z11.s} // 11000001-00110011-11100001-00110101
+// CHECK-INST: uqcvt z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x35,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e135 <unknown>
+
+uqcvt z23.b, {z12.s - z15.s} // 11000001-00110011-11100001-10110111
+// CHECK-INST: uqcvt z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0xb7,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e1b7 <unknown>
+
+uqcvt z31.b, {z28.s - z31.s} // 11000001-00110011-11100011-10111111
+// CHECK-INST: uqcvt z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0xbf,0xe3,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e3bf <unknown>
+
+
+uqcvt z0.h, {z0.d - z3.d} // 11000001-10110011-11100000-00100000
+// CHECK-INST: uqcvt z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x20,0xe0,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e020 <unknown>
+
+uqcvt z21.h, {z8.d - z11.d} // 11000001-10110011-11100001-00110101
+// CHECK-INST: uqcvt z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x35,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e135 <unknown>
+
+uqcvt z23.h, {z12.d - z15.d} // 11000001-10110011-11100001-10110111
+// CHECK-INST: uqcvt z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0xb7,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e1b7 <unknown>
+
+uqcvt z31.h, {z28.d - z31.d} // 11000001-10110011-11100011-10111111
+// CHECK-INST: uqcvt z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0xbf,0xe3,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e3bf <unknown>
+
diff --git a/llvm/test/MC/AArch64/SME2/uqcvtn-diagnostics.s b/llvm/test/MC/AArch64/SME2/uqcvtn-diagnostics.s
new file mode 100644
index 0000000000000..8ba10124b33f3
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/uqcvtn-diagnostics.s
@@ -0,0 +1,22 @@
+// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 2>&1 < %s | FileCheck %s
+
+// --------------------------------------------------------------------------//
+// Invalid vector list
+
+uqcvtn z0.h, {z0.d-z4.d}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid number of vectors
+// CHECK-NEXT: uqcvtn z0.h, {z0.d-z4.d}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+uqcvtn z0.b, {z1.s-z4.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 4 consecutive SVE vectors, where the first vector is a multiple of 4 and with matching element type
+// CHECK-NEXT: uqcvtn z0.b, {z1.s-z4.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
+
+// --------------------------------------------------------------------------//
+// Invalid Register Suffix
+
+uqcvtn z0.h, {z0.s-z3.s}
+// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
+// CHECK-NEXT: uqcvtn z0.h, {z0.s-z3.s}
+// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
diff --git a/llvm/test/MC/AArch64/SME2/uqcvtn.s b/llvm/test/MC/AArch64/SME2/uqcvtn.s
new file mode 100644
index 0000000000000..2128002b357d4
--- /dev/null
+++ b/llvm/test/MC/AArch64/SME2/uqcvtn.s
@@ -0,0 +1,63 @@
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
+// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d --mattr=+sme2 - | FileCheck %s --check-prefix=CHECK-INST
+// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sme2 < %s \
+// RUN: | llvm-objdump -d - | FileCheck %s --check-prefix=CHECK-UNKNOWN
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme2 < %s \
+// RUN: | sed '/.text/d' | sed 's/.*encoding: //g' \
+// RUN: | llvm-mc -triple=aarch64 -mattr=+sme2 -disassemble -show-encoding \
+// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
+
+
+uqcvtn z0.b, {z0.s - z3.s} // 11000001-00110011-11100000-01100000
+// CHECK-INST: uqcvtn z0.b, { z0.s - z3.s }
+// CHECK-ENCODING: [0x60,0xe0,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e060 <unknown>
+
+uqcvtn z21.b, {z8.s - z11.s} // 11000001-00110011-11100001-01110101
+// CHECK-INST: uqcvtn z21.b, { z8.s - z11.s }
+// CHECK-ENCODING: [0x75,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e175 <unknown>
+
+uqcvtn z23.b, {z12.s - z15.s} // 11000001-00110011-11100001-11110111
+// CHECK-INST: uqcvtn z23.b, { z12.s - z15.s }
+// CHECK-ENCODING: [0xf7,0xe1,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e1f7 <unknown>
+
+uqcvtn z31.b, {z28.s - z31.s} // 11000001-00110011-11100011-11111111
+// CHECK-INST: uqcvtn z31.b, { z28.s - z31.s }
+// CHECK-ENCODING: [0xff,0xe3,0x33,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c133e3ff <unknown>
+
+
+uqcvtn z0.h, {z0.d - z3.d} // 11000001-10110011-11100000-01100000
+// CHECK-INST: uqcvtn z0.h, { z0.d - z3.d }
+// CHECK-ENCODING: [0x60,0xe0,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e060 <unknown>
+
+uqcvtn z21.h, {z8.d - z11.d} // 11000001-10110011-11100001-01110101
+// CHECK-INST: uqcvtn z21.h, { z8.d - z11.d }
+// CHECK-ENCODING: [0x75,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e175 <unknown>
+
+uqcvtn z23.h, {z12.d - z15.d} // 11000001-10110011-11100001-11110111
+// CHECK-INST: uqcvtn z23.h, { z12.d - z15.d }
+// CHECK-ENCODING: [0xf7,0xe1,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e1f7 <unknown>
+
+uqcvtn z31.h, {z28.d - z31.d} // 11000001-10110011-11100011-11111111
+// CHECK-INST: uqcvtn z31.h, { z28.d - z31.d }
+// CHECK-ENCODING: [0xff,0xe3,0xb3,0xc1]
+// CHECK-ERROR: instruction requires: sme2
+// CHECK-UNKNOWN: c1b3e3ff <unknown>
+
More information about the llvm-commits
mailing list