[PATCH] D136051: [CodeGen] Introduce a flag to allow same cycle def-use schedule

[Brendon Cahoon via Phabricator via llvm-commits]

bcahoon added a comment.

Hi @ssarda, I assume the case in question is for a .new use on a physical register? It sounds like the issue is that the use appears before the definition in the linear list of instructions after the pipeliner because orderDependences doesn't order them properly?  If so, that's a bug. I'm surprised that doesn't cause other issues.  For example, there is no guarantee that the use will appear in the same packet as the def. if they aren't ordered correctly.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D136051/new/

https://reviews.llvm.org/D136051