[PATCH] D133067: [AMDGPU] W/a hazard if 64 bit shift amount is a highest allocated VGPR

[Jay Foad via Phabricator via llvm-commits]

foad added a comment.

> Also we could still constrain src0 of these to a decimated RC in the finalizeLowering and keep this w/a just in case further optimizations would replace the operand.

If you use a different RC for src0 then surely you don't need the workaround? The rest of the compiler should respect the RC, and should not "replace the operand" with a physreg that is not in the right RC.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D133067/new/

https://reviews.llvm.org/D133067