[PATCH] D132529: [AArch64] Fix sched model for tsv110

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 24 02:21:10 PDT 2022


dmgreen added a comment.

If there is only one load/store pipeline capable of stores, would it be better to split those two pipelines out?

  def TSV110UnitLdSt   : ProcResource<1>; // Load or Store
  def TSV110UnitLdOnly : ProcResource<1>; // Load
  def TSV110UnitLd     : ProcResGroup<[TSV110UnitLdSt, TSV110UnitLdOnly]>; // Any load

(I'm not sure on the syntax or the names. Hopefully you understand the meaning.)


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D132529/new/

https://reviews.llvm.org/D132529



More information about the llvm-commits mailing list