[PATCH] D130010: [AArch64][SVE] Add ISel pattern to lower DUPLANE128 to LD1RQD

Matt Devereau via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 18 07:29:12 PDT 2022

Previous message: [PATCH] D130010: [AArch64][SVE] Add ISel pattern to lower DUPLANE128 to LD1RQD
Next message: [PATCH] D130010: [AArch64][SVE] Add ISel pattern to lower DUPLANE128 to LD1RQD
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

MattDevereau added a comment.

This patch has been created as a result of (https://reviews.llvm.org/D129758#inline-1248669)


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D130010/new/

https://reviews.llvm.org/D130010

Previous message: [PATCH] D130010: [AArch64][SVE] Add ISel pattern to lower DUPLANE128 to LD1RQD
Next message: [PATCH] D130010: [AArch64][SVE] Add ISel pattern to lower DUPLANE128 to LD1RQD
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list