[PATCH] D123782: [AArch64] Generate AND in place of CSEL for Table Based CTTZ lowering in -O3

Dave Green via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat May 7 05:33:07 PDT 2022


dmgreen added a comment.

I can commit this for you if you don't have commit access yet. I would just need a "name <email at domain.com" for the attribution.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D123782/new/

https://reviews.llvm.org/D123782



More information about the llvm-commits mailing list