[PATCH] D124505: [RISCV] Add VL patterns for vector widening floating-point fused multiply-add instructions.

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri May 6 19:21:14 PDT 2022


jacquesguan updated this revision to Diff 427811.
jacquesguan added a comment.

format code.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D124505/new/

https://reviews.llvm.org/D124505

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfwmacc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D124505.427811.patch
Type: text/x-patch
Size: 66223 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220507/6d008a55/attachment.bin>


More information about the llvm-commits mailing list